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Abstract—A biomimetic machine intelligence algorithm, that
holds promise in creating invariant representations of spatiotem-
poral input streams is the hierarchical temporal memory (HTM).
This unsupervised online algorithm has been demonstrated on
several machine-learning tasks, including anomaly detection.
Significant effort has been made in formalizing and applying the
HTM algorithm to different classes of problems. There are few
early explorations of the HTM hardware architecture, especially
for the earlier version of the spatial pooler of HTM algorithm.
In this article, we present a full-scale HTM architecture for both
spatial pooler and temporal memory. Synthetic synapse design is
proposed to address the potential and dynamic interconnections
occurring during learning. The architecture is interweaved with
parallel cells and columns that enable high processing speed for
the HTM. The proposed architecture is verified for two different
datasets: MNIST and the European number plate font (EUNF),
with and without the presence of noise. The spatial pooler
architecture is synthesized on Xilinx ZYNQ-7, with 91.16%
classification accuracy for MNIST and 90% accuracy for EUNF,
with noise. For the temporal memory sequence prediction, first
and second order predictions are observed for a 5-number long
sequence generated from EUNF dataset and 95% accuracy is
obtained. Moreover, the proposed hardware architecture offers
1364X speedup over the software realization. These results
indicate that the proposed architecture can serve as a digital core
to build the HTM in hardware and eventually as a standalone
self-learning system.
Index Terms—Hierarchical Temporal Memory (HTM); Corti-
cal Learning Algorithm (CLA); Spatial Pooler (SP); Temporal
Memory (TM).
I. INTRODUCTION
H IERARCHICAL learning is the natural way for biolog-ical systems to process sensory inputs, learn informa-
tion, and accumulate knowledge for goal-oriented behaviors.
Hierarchical temporal memory (HTM) is a model inspired
by the memory-prediction principle of the brain, and builds
its foundation on the hierarchical, structural and information
processing properties of the neocortex [1], [2]. To design
biologically plausible intelligent information processing sys-
tems for embedded and energy-constrained platforms, it is
imperative to realize efficient hardware models of HTM. These
systems have applications in several domains including images
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recognition and classification [3]–[5], prediction [6], natural
language processing, and anomaly detection [7], [8]. At a
higher abstraction, HTM is basically a memory based system
that can be trained on a sequence of events that vary over time.
In the algorithmic model, this is achieved using two core units,
spatial pooler (SP) and temporal memory (TM), called cortical
learning algorithm (CLA). The SP is responsible for trans-
forming the input data into sparse distributed representation
(SDR) with fixed sparsity, whereas the TM learns sequences
and makes predictions [9].
A few research groups have implemented the first generation
Bayesian HTM. Kenneth et al., in 2007, implemented the
HTM network on an FPGA platform targeting image content
recognition applications [3]. The network is composed of 81
computational nodes arranged in 3 hierarchical layers and
offers 148x speedup over its software counterpart. In 2013,
Pavan et al. proposed a Verilog implementation of the single
fundamental unit in HTM, referred to as a node [10]. The
proposed node architecture can be used to realize the SP
in HTM. Unfortunately, this work is not verified for any
spatiotemporal tasks and also it is not feasible to apply for the
CLA HTM. In 2015, our group proposed SP architecture for
100 columns [11]. The proposed design is integrated with the
support vector machine (SVM) and verified for classification
applications. We also proposed early temporal memory designs
for prediction in the same year. In 2016, nonvolatile memory
based SP implementation is presented by Streat et al. [12]. This
work, however, investigated only the spatial aspect of the HTM
considering the physical constraints of commodity NVRAM.
Later on, an analog circuit implementation of HTM SP is
proposed by James et al. [13]. Although the proposed design is
power efficient, it lacks reconfigurability which is extremely
important for learning and making predictions. Weifu Li et
al. [14], proposed a full architecture of the HTM algorithm
including both spatial and temporal aspects in 2016. The
proposed design has 400 columns (2 cells in each column)
connected in point-to-point format to the HTM input space,
which eventually causes the column to be in active mode
even when there is insignificant activity (noise) in the input
space. Furthermore, this implementation does not account for
potential synapses in the design. To the best of our knowledge,
there are no custom large scale hardware architectures in the
literature, that demonstrate the full cortical learning algorithm
based HTM.
In this work, we propose a reconfigurable and scalable
hardware architecture for the HTM core, which includes both
the SP and TM. The SP is modeled with identical processingXXXX-XXXX c©2018 IEEE
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Fig. 1. A depiction of two HTM regions arranged hierarchically (two levels).
Each region consists of columns of vertically stacked cells.
units (known as columns) that create unique sparse represen-
tations of the sensory input. The TM learns sequences and
makes prediction using identical cells embedded within the
HTM columns. The proposed design is validated with two
different datasets: MNIST [15] and EUNF (numbers) [6]. This
neuromorphic architecture can serve as a core block for next-
generation machine intelligent systems.
The main contributions of this paper are:
• Develop a scalable and reconfigurable architecture for the
HTM CLA.
• Evaluate the performance of the spatial pooler and tem-
poral memory for classification and prediction tasks.
• Study the effect of noise on the classification and predic-
tion accuracy of the HTM.
• Analysis of resource utilization for spatial pooler and
temporal memory.
The reminder of the paper is structured as follows: Section
II presents an overview about the HTM theory. section III
discusses the proposed hardware architecture. The simulation
setup and verification methodology are discussed in section
IV and V. Section VI demonstrates the results, while section
VII concludes the paper.
II. HTM OVERVIEW
The HTM network consists of regions or levels arranged
in hierarchical form, illustrated in Fig. 1, similar to the strat-
ification in the neocortex. These regions are responsible for
capturing spatial information and learning transitions between
sequences. Each region within the hierarchy is composed of
neurons known as cells, which incorporates the key capabili-
ties of a biological pyramidal neuron. Within the same region,
the cells are aligned vertically to form a columnar organization
such that all cells within each column respond to only one
particular feedforward input at a time.
The cell represents the fundamental building block in HTM.
Each cell has a proximal dendritic segment and several distal
dendritic segments. The proximal segment connects the cells
to either the input space or the layer immediately lower in
the hierarchy, whereas the distal segments connect a cell to
other neighboring cells within the same region. Each segment
contains sets of synapses that are characterized by a scalar
permanence value. The permanence value indicates the level
of a synaptic connection strength and enable the system to
learn and adopt. In the next subsections, the use of the cells
and columns to realize the CLA are discussed.
A. Spatial Pooler Model
The SP is the first stage of the CLA. It is responsible for
encoding the binary input data into a sparse distributed repre-
sentation (SDR) using a combination of competitive Hebbian
learning rules and homeostatic excitability control [16]. The
SDR is crucial to distinguish the common features between
inputs [17], learn sequences, and make predictions [18]. The
SDR representation of the input is achieved by activating
a small fraction of columns to represent the input patterns.
Each column is connected to a unique subset of the input
space using a proximal segment, which is composed of several
synapses. For a given column, the cells share the same
proximal connections. When a reasonable number of active
synapses are connected to active bits in the input space, the
proximal dendritic segment gets activated. The activation of
the proximal dendritic segment will nominate that column
to compete with its neighboring columns to represent the
input. By using k-winner-take-all computation principle [19],
the column with the most active synapses and active inputs
inhibits its neighbors and becomes active (winner). The output
of the spatial pooler is as a binary vector, which represents
the activation of columns in response to the current input. The
length of the vector corresponds to the number of the columns
and the ON bits refer to the winning columns. The operation
of the spatial pooler can be divided into three distinct phases:
initialization, overlap and inhibition, and learning.
1) Initialization: In this phase, which occurs only once,
all the regions parameters are initialized including column’s
connections to the input space and synapses permanence. Let
us assume the receptive field (Dj) defines a spot in the input
space where the jth column synapses are connected; (Dj) is
defined either locally or globally. In the local receptive field,
the jth column synapses will be connected to a predefined
region around its natural center in the input space, ~x ∈ Rn{0,1}.
In case of the global receptive field, the synapses of each
column can be connected anywhere in the input space with
no restrictions. The jth column connections, ~cj ∈ Rn{0,1}, to
the input space can be found using (1).
~cj = I(ns, j | j ∓ ε ∃ Dj(r)) (1)
where I is an indicator function that returns a binary vector
in which ’1’ indicates a potential synapse in the input space;
ns and ε are the number of potential synapses of the jth
column and a random integer, respectively. Dj is either a local
receptive field centered at j and has a radius r or a global
receptive field. The permanence of the jth column potential
synapses (~ρj) is initialized with random values that are close
to the permanence threshold (Pth), which is the minimum
value of permanence that a potential synapse needs to be
considered as a connected synapse. This speeds up the learning
process because it activates the synapses after a few numbers
of training iterations.
2) Overlap and Inhibition: The winning columns that rep-
resent the feedforward input are selected in this phase. This
occurs after determining the overlap (α) of each column within
the input space. The overlap of the jth column is computed by
counting its active synapses that associate with active bits in
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the input space. Mathematically, it is achieved by performing
a dot product operation, as in (2):
αj = (~cj  ~ρj∗) · ~x (2)
~ρj∗ = I(~ρj ≥ Pth) (3)
where the active synapses vector is achieved through an
element-wise multiplication (denoted as ) between the jth
column potential synapses and the jth column permanence
vectors. The permanence vector, ~ρj∗, is a binary vector to in-
dicate the status of each potential synapse, where ‘1’ refers to
connected synapse and ‘0’ unconnected synapse. The columns
computed overlap (~α) then get evaluated by comparing it to
a threshold, known as minOverlap (Oth), as given by (4).
The resulted vector is an indicator vector representing the
nominated column with high overlap.
~eα = I(~α ≥ Oth) (4)
Within a predefined inhibition radius (ξ), which can be
local or global, the nominated columns compete against each
other to represent the feedforward input. Based on the column
overlap values and desired level of sparsity (η), kth number
of columns will be selected to represent the input, as given
by (5)
~w = kmax( ~eα, η, ξ) (5)
where kmax is a function that implements k-winner-take-all
which returns the top kth elements within ξ.
3) Learning: After determining the winning columns, the
learning phase starts to update the permanence values of
the columns’ synapses as necessary, but only the synapses
of the active columns are updated. The approach followed
in updating the permanence of the synapses is based on
Hebbian rule [20], [21]. The rule implies that the connection
of synapses to active bits must be strengthened, increase their
permanence by P+, while the connection of synapses to
inactive bits must be weakened, decrease their permanence
by P−, as in (6).
~∆ρj =
{
~cj  ~ρj∗  λ~x− P−, wj = 1
0, Otherwise
(6)
where ~∆ρj is the change in the permanence vector of the
jth column and λ denotes the sum of P+ and P−.
B. Temporal Memory Model
Learning sequences and making predictions for future inputs
occurs in TM, the second stage of CLA. The cells of the
winning columns are involved in this process. The active cells
of the winning columns form lateral synaptic connections with
the prior active cells. This allows the prediction of active state
by just examining the distal segments. The number of distal
segments that a cell might have depends on the number of
distinct patterns that can be predicted. When a cell possesses
higher number of distal segments, more connections with other
cells can be formed and henceforth, more patterns can be
predicted. The operation of the TM can be separated into
three distinct phases: activate the cells of the columns, set
the cells of the columns in the predictive state, and synapses
permanence update.
1) Activate the cells of the columns: Each cell in the HTM
is connected to other cells of the same region through its distal
segments. The purpose of these segments is to determine the
status of each cell at each point in time. Usually, the cells can
be either in an inactive, predictive, or active state. In this phase,
the cells are set to be in the active state. One cell per active
column is selected to be active and learn the input pattern, if
one of the columns cells was in the predictive states in the
previous time step. If the input is not predicted, i.e. there are
no cells in the predictive state, all the cells of the active column
are bursting to be in the active state. Furthermore, the cell with
the largest number of active synapses, which is known as the
best matching cell, is selected to be a learning cell to learn
the input pattern. Let atij denotes the activity of the i
th cell in
the jth column at time t, and pitij refers to the predictive state
of that cell. The active state of the cell can be calculated as
given by (7) [22].
atij =

1, if wt(j) and pit−1ij = 1
1, if wt(j) and
∑
i pi
t−1
ij = 0
0, Otherwise
(7)
2) Set the cells of the columns in the predictive state: The
status of the distal segments of each cell is examined in this
phase. The distal segments that are in the active state can turn
its cell in the predictive state unless the cell is already activated
by the feedforward input. The status of the distal segment can
be determined after computing the number of active synapses
connected to the active cell. Once that number exceeds the
segment threshold (Sth), the segment will be in the active
mode. When the distal segment turns into an active state, the
segment synapses permanence are queued up to be updated in
the next phase. The update of synapses occurs based on their
cell status and whether they are connected to active or inactive
cells in the same region. Let A denotes the activity of cells in
the region, DSdij is a d
th distal segment of ith cell within the
jth column, where A and DSdij are binary matrices of size
ncxnm (nc and nm denote the total number of columns and
cells in a region, respectively). Thus, the predictive state of a
cell at the current time step is given by (8) [22].
pitij =
{
1, if ∃d ‖DSdij ·At‖1 > Sth
0, Otherwise
(8)
3) Synapses permanence update: The update of the seg-
ments that are queued up in the second phase of TM is carried
out in this phase (learning phase). The cells that are in the
learning state and correctly predicted, its distal segments are
positively reinforced, whereas the cells that stop predicting its
segments are negatively reinforced.
III. PROPOSED HTM ARCHITECTURE
Fig. 2 illustrates the high-level architecture of the proposed
HTM region, comprising of region slices and a router. The
region slices are used to develop a scalable size of HTM
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Fig. 2. Block diagram representation of HTM network architecture. The architecture is composed of columns of cells that emulate the biological pyramidal
neuron, a MCU to enable columns within a region slice to communicate with others and to generate the region slice final output, and a router to bridge the
region slices together and with other levels in HTM hierarchy including the input space.
regions1, whereas the router enables the interaction between
the region slices and bridges them to input space (encoder)
and other regions in the hierarchy. The region slice (or region
in short) consists of several homogeneous columns, each with
vertically aligned cells. There is an inherently parallel nature
in the column operation. To exploit this innate structure,
the proposed design is pipelined and has parallelism. Such
reconfigurability and flexibility in the design eases portability
onto different FPGA fabrics. At a high-level, an HTM region
consists of three modular building blocks, the column, the cell,
and the main control unit (MCU), discussed in the following
subsections.
• Column: A pipelined 2-D array represents the HTM
columns as shown in Fig. 2. Each column in the region is
responsible for computing its overlap value and updates
its synapses’ permanences during the learning phase.
Each column receives input data from the MCU and com-
putes its overlap score locally. The overlap information
is sent to the MCU in a pipelined fashion to determine
the winning columns. This is followed by the update of
column synapses’ permanences which occurs locally in
columns as well.
• Cell: The cells are embedded within the columns as
minor cores that receive data from columns. Based on
the history and the current input, a cell establishes lateral
synaptic connections with other cells in the same region
to learn sequences and thereby predictions. This happens
after determining the winning columns and starting the
second phase of the CLA algorithm, TM.
• MCU: The MCU functions as a bridge in order to enable
communication between HTM regions and the encoder.
It also manages the data flow between pipeline stages,
thereby maintaining sequence. This reduces data bus
1In this work, one region slice is considered as one HTM region and the
router is used just to demonstrate the concept of scalability. Hence, the router
will not considered in the discussion and the MCU will be the unit that bridges
the HTM region to the encoder.
width to the MCU as there is only transfer of overlap
values (without columns’ numbers). After receiving all
the overlap scores, the MCU selects the winners using a
k-winner-take-all circuit. In the k-winner-take-all circuit,
the top 20% columns are selected to compose the input
SDR. The selection is based on the level of activation
(overlap value). A column has a higher chance of winning
if it has a higher activation value. During the TM phase,
the MCU is responsible for dispersing the network infor-
mation so that each cell knows the current active cells.
This process enables the inactive cells that have active
distal segments making predictions. At the end of this
process, the MCU generated the final output of the HTM
region as a binary vector that holds the status of each
cell.
Fig. 3. MCU RTL diagram. It is composed of a memory bank to store
columns and cells information, k-winner-take-all circuit to select the winning
columns, and a local control unit.
A. MCU RTL Design
The MCU bridges the HTM columns to the input encoder or
other regions in the hierarchy. Moreover, it is responsible for
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dispersing data, selecting the winning columns, and generating
the SP and TM final outputs. In this section, we focus on the
compatibility between the MCU and the columns array. The
MCU receives data from the encoder (Fig. 3) sequentially
in the form of binary packets, where a packet refers to a
single byte in the input vector. Once a packet is received,
it is forwarded to the memory bank and stored in the input
buffer. The input packets will be relayed to the columns via the
H-Bridge network so that each column computes its overlap
value. The computed overlap values are sent back to the MCU
via the pipeline buses and stored in the Overlap RAM within
the memory bank. Then, the overlap values are randomly
extracted from the Overlap RAM to be fetched in the k-winner-
take-all unit. The k-winner-take-all unit consists of a series of
comparators and registers which are used to pick the top 20%
column overlaps and store them in the registers. The output
of the registers is in turn passed to the Winning Col. RAM.
Then, the list of the winners will be sent back to the columns to
update their synapse permanences during the learning phase.
After the learning phase of the SP, the TM starts, in which
the MCU plays the role of information distributor. Typically,
the TM starts by selecting the winning cells that represent the
input within their context. Once the cells are determined, they
will be sent to the MCU via the pipelined network formed by
the columns. The MCU is responsible for receiving this data
and dispersing it back to the network so that each cell knows
the current active cells. This process enables the cells, which
are in inactive mode and have active distal segments, making
predictions. While the cells are busy, the MCU makes use of
this time and generates the final output of the HTM region
and starts the next iteration.
B. Column RTL Design
The cells in the column are activated due to feedforward
input or the lateral input of the nearby cells. Designing such
dynamical connections in hardware is challenging because of
the rigid interconnections and thereby lack of the flexibility.
To overcome this limitation, a synthetic synapse concept
is developed in this work. Synthetic synapses describe the
characteristics of the physical interconnects such as its address
and permanence using a memory unit (or LFSR + Memory) as-
sociated with each column. Although this realization increases
the computation time, it significantly reduces the interconnect
area and offers dynamic connectivity to port onto the FPGA.
During the initialization phase, all columns memory units
will be loaded with the synapse permanence values. Then, the
synapses’ addresses in the input space are located. Typically,
the synapses’ addresses are either generated by using an LFSR
or stored in a ROM, which has previously generated receptive
fields. In the LFSR version, each column can establish synaptic
connections anywhere in the input space without restrictions.
This approach gives all the columns the same likelihood to
be active. Moreover, the column activation over time will be
more consequent so that all the columns take part in repre-
senting the feedforward input and avoid any dead columns.
The second approach, which is called ROM receptive field
(RRF), is captured from [9] in which each column has a
Fig. 4. RTL representation of the HTM-column (without cells), which is
composed of four main units. Overlap unit to compute the overlap value,
a learning unit to store the synapse permanence value and to perform the
learning process, output stage to connect the columns and its associated cells
to the pipeline network, and a local control unit.
receptive field around its center in the input space and the
neighboring columns are sharing some locations in the input
space. Although this method can give better encoding results
in terms of giving similar input similar representations, the
columns that are connected to the low active areas in the
input space are less likely to be active. For this reason, these
column activations need to be boosted up often to participate
in representing the input data.
Upon completion of the initialization phase, the columns are
then ready for the overlap phase. This phase starts by loading
the Addr Reg register with an input packet sent from the MCU
via the H-Bridge network (shown in Fig. 4). Then, a synapse
address will be generated (or loaded in case of RRF) and
decoded to observe for input matching. If the synapse address
in the input space corresponds to ’1’, its permanence is ob-
served. Whenever the synapse’s permanence is more than the
threshold (Pth) and the synapse address in the input vector is
logic ’1’, the overlap counter (Overlap CNT) will be increased
by one. Otherwise, a new synapse address is generated. This
process continues until all the synapse addresses are examined
with their corresponding input bit addresses. It is important
to mention here that during the overlap phase, the synapses’
status (active or inactive) is registered in the permanence
RAM. This step will facilitate the learning process in the next
phase. Once all the columns’ overlaps are computed, they will
be transferred via the pipeline register to the MCU in order
to select the winning columns. While the MCU determining
the winning columns, all columns will be in a steady state.
Then, the MCU, through the H-Bridge, broadcasts the list of
the winning columns to the region. Each column checks if it
is a winner. If so, the column updates its synapses permanence
according to to the Hebbian rules [20]. If the synapse status,
as registered during the overlap phase, is ’1’, the connection
is strengthened via (+1/−1) unit, otherwise it gets weakened.
For the rest of the columns, i.e. not winners, their synapses’
permanence will remain unchanged.
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C. Cell RTL Design
The column cells are responsible for representing the input
data within the context and making predictions. This occurs
during the TM phase of the CLA algorithm. Typically, to
develop an HTM network that can predict high order se-
quences multiple cells are required. At every point in time,
one of these cells is selected to be active. This feature can
be exploited to simplify HTM hardware architecture. Rather
than realizing multiple individual cells per column, a single
cell with partitioned memory can be used.
The operation of the cell unit begins during the TM. It
starts with the initialization process in which the synapses
permanences are initialized around the permanence threshold.
To simplify the hardware, it is suggested to initialize all the
synapses with the same permanence value, Pth-2, which is
loaded into Permanence partition. After the initialization, all
cells are set to be in the ideal state until the winning columns
of a particular input are determined. Each column informs its
cells about its status via the command bus, which is 3-bit
wide. The cells decode the received command via a set of
AND gates and perform the necessary tasks. If the column is
a winner, it is expected to receive “111” through the command
line, otherwise, “101” is received.
When the cell unit receives a flag from its column, phase-1
starts by examining the cells status in the previous time step,
which is stored in CellsTimeLine memory. For a given column,
if one of its cells was in the predictive state, this cell is selected
to be active (in case the cell is set to be active due to active
cells that were in the learning state, this cell is selected to be
a learning cell as well). When none of the column’s cells are
in the predictive state, bursting will happen and all the cells
of the column will be ON. Then, the best matching cell, the
one with the largest number of active synapses, is chosen to
learn the current feedforward input. This occurs in the Burst
Block, where the best matching cell will be stored in ch learn.
The number of active cells will be transferred to the column
and then to the MCU. The MCU re-distributes the winning
numbers to all the cells in the network. If a cell is selected as
a winning cell, it starts phase-3 to establish a new segment or
updates its synapse permanence for learning, otherwise phase-
2 starts.
Phase-2 is responsible for setting the network cells in the
predictive state and updating the CellsHistory partition to add
the current active cell locations and the ones prior (stored into
Current Status). Whenever a cell is not in an active state and
has one or more active segments, the prediction occurs. This
happens in Prediction Block in Fig. 5. This process starts by
reading the stored segment addresses and the current active
cell addresses and checks for matching percentage (Mth).
Whenever there is a reasonable match (it is selected to 50%
in this work), the cell of the matched segment is set to be in
the predictive state by setting its status to “11”. Otherwise,
none of the cells will be in the predictive state and the
current active segment will be adopted in the next time step
in phase-3. Once phase-2 or phase-1 is finished, phase-3 will
start. This phase starts by checking the cells status in the
previous and current time step. If one of the cells is in the
Fig. 5. RTL representation of multiple cells (chosen to be 3 in this work)
within a column of the HTM, which is mainly composed of a memory bank
to store cells data, 3 computational blocks to execute the TM phases, and a
local control unit.
predictive state and currently active, this means the current
input matched the predicted and the synapses permanence
will be strengthened. Yet, if there was a cell in the predictive
state and currently inactive, its synapses permanence will be
weakened. However, in the Learning Block, the CellsSegment
partition is compared with the CellsHistory. When there is a
match, the SynpMatchVec will be filled with the location of the
matched addresses to strengthen their connection, otherwise,
it will be transferred to the Segment partition.
IV. HTM SIMULATION SETUP AND VERIFICATION
DATASETS
A. HTM Network Parameters Setup
The performance of HTM network, its structure and utilized
hardware resources (see Table I), are highly affected by the
network parameters. This section will discuss the techniques
adopted to set various HTM network parameters.
1) Synapses’ parameters: According to [9], the perma-
nence of the synapses is randomly initialized to values near the
permanence threshold in order to establish active connections
after a small number of training epochs. The permanence is a
real-scalar value bounded between [0,1]. To mitigate usage of
complex and resources-intensive floating or fixed point units
in the hardware, the permanence value is set between [0-255],
with a midpoint threshold of 127.
2) Overlap threshold: The minOverlap parameter, selected
experimentally, controls whether or not a column is considered
in the inhibition process. It is recommended to keep it within
a range so that enough number of columns can be activated
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TABLE I. The spatial and temporal memory parameters used for simula-
tions.
SP parameters Value
Number of columns (nc) 100
Sparsity level (η) 20%
Number of synapses per column 16
Synapse permanence threshold (Pth) 127
Permanence dec/inc factor (P−/P+) 1
Inhibition type Global
MinOverlap (Oth) 2
TM parameters Value
Number of cells per column (nm) 3
Number of segments per cell 3
Number of synapses per segment 10
Permanence dec/inc factor (P−/P+) 1
when the input is presented to the network, and at the same
time the columns are not activated by trivial patterns or noise.
3) Number of columns: In order to meet the network
minimum constraints, such as maintaining the sparsity level
and the semantic meaning, the number of columns selected
for the test platform is 100 (nc), while the number of active
columns is no more than 20 (wc) at any given point of time.
This can give a sparsity level (η) of 20% as in (9).
η =
wc
nc
× 100 (9)
For the given network setup, the network can generate up to
5.36×1020 unique representations as given in (10) [18]. While
the sparse encoding capacity (ψ) is clearly less than that seen
in dense encoding, this difference tends to be meaningless as
the number of columns grow [18].
ψ =
nc!
wc!(nc − wc)! (10)
4) Number of synapses: A total of 16 synapses are utilized
per column to ensure each column has a reasonable overlap
with the feedforward input such that generating trivial patterns
is avoided.
5) Number of cells: The number of cells is chosen to be
3 per column. This enables the network to represent more
sequences and make more predictions.
B. Verification Datasets
In order to validate the proposed HTM-SP architecture, the
standard hand-written digits, MNIST, is used. The dataset con-
sists of 60,000 training examples and 10,000 testing examples
where each example is a gray-scale image of 28x28 pixels.
These images are binarized and resized to 16x16 pixels before
being utilized in the HTM network. This is to ensure that the
training time and amount of data stored in the hardware will
be reduced. The second dataset, which is used to evaluate the
performance of the HTM-TM is the numbers of the European
numberplate font (EUNF) [6]. The numbers of the set, which
range between 0-9, are resized to 19x14 pixels and binarized
so that it can be used with HTM network.
V. VERIFICATION METHODOLOGY
A. Spatial Pooler Verification
The main fundamental task of the SP is to encode the
input data into an SDR with fixed sparsity. The encoding
process is subjected to constraints such that similar inputs are
mapped to similar or at least close representations. In order
to verify whether the SP performs the intended functions, two
verification steps are performed. The first step checks if the
SP generates sparse representations. This test is easy and can
be applied by utilizing any traditional debugging method. The
other set focuses on observing the semantic meaning within the
generated SDRs. This part is performed using SVM classifier
and MNIST dataset. It starts by setting the SP parameters
and pre-processing the MNIST images by the encoder. Then,
the output of the encoder is presented to the network for
training, testing, and observing the classification accuracy
(SVM classifier output). Different sets of HTM parameters
are observed and its influence on the classification accuracy
will be discussed in the results and analysis section.
B. Temporal Memory Verification
The TM is developed to learn sequences and make predic-
tions, consequently, it is verified with a prediction task. Unlike
the SP, the TM is too difficult to debug traditionally. Thus, a
software/hardware debugging environment is developed. This
reads the cells’ memory, where all the significant information
associated with columns’ cells are stored, and save them in
a CSV file. Then, the cells’ information stored in the CSV
file are mapped to a 3D plot, which can be used to visualize
an HTM region graphically and to facilitate the debugging
process. The 3D plot has 3 layers of cells aligned vertically
and arranged in a 2D array. The software code reads the status
of the cells at the current time step and the two before, then
maps it to the 3D plot so that the status of the cell in each
time step can be visually seen and easily tracked.
(a)
(b)
(a)
(b)
Fig. 6. Visualization of MNIST images and their corresponding SDRs as
generated by the SP.
VI. RESULTS AND ANALYSIS
A. Classification Accuracy
In order to validate the proposed HTM-SP architecture,
MNIST and EUNF datasets are used. First, the SP is trained
and tested in unsupervised manner on these datasets separately,
then its output (shown in Fig. 6) is classified with a supervised
classifier (SVM and k-nearest neighbor (KNN) are used in this
work). Table II depicts the classification accuracy achieved
and compare it with [12], [13], [23]. When using SP+SVM
classifier, this work offers comparable accuracy to [12], [13]
with less number of columns. This may attribute the use
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(a) (b) (c)
Fig. 7. (a) The impact of training set size on SP+SVM classification accuracy. (b) SP+SVM classification accuracy of LFSR and RRF (receptive fields) for
a various number of winning columns. (c) The effect of varying the overlap threshold (minOverlap) of SP+SVM Classification accuracy.
of deterministic receptive fields which enables HTM region
maintaining the semantic meaning of the feedforward input
even with a small number of columns. When comparing
SP+SVM with other sparsity classifiers, such as LCA in [23], it
is found the SP+SVM outperform the LCA by ≈1%. Fig. 7-(a)
shows the test classification accuracy with standard deviation
error bar of MNIST dataset as we changed the training set
size and kept the test set size fixed. It can be noticed that the
accuracy of the network is gracefully degraded even when
the ratio of training/testing dataset is 0.2 (first iteration).
This indicates the capability of the HTM-SP to learn from
a small set of examples and generalize it for the rest. This is
added to the stable performance even when the receptive field
of the columns are changed. More detailed analysis of the
classification accuracy with varying parameters is presented
in the following subsections.
TABLE II. Summary of classification accuracy of MNIST dataset.
Work No. of columns Classifier Accuracy
mHTM [24]a 936 SP+SVM 92.39%
F-HTM [12] 784 SP-SVM 91.98%
Memristive-LCA [23] 300 LCA 90.0%
This work 100 SP+SVM 91.16%
This work 100 SP+KNN 87.47%
a Software implementation of HTM-SP.
1) HTM Parameters Vs. Classification Accuracy: In order
to investigate the influence of the parameters tuning on how the
SP may encode the feedforward input data, several parameters
are tuned to observe this effect. These parameters are the
number of winning columns and the MinOverlap. Fig. 7-(b)
demonstrates the impact of the number of winning columns on
the classification accuracy. It can be seen that as the number
of the winning columns increases, the classification accuracy
gets improved and this attributes to the encoding capacity
improvement resulted from increasing the number of columns.
Fig. 7-(c) shows how the classification accuracy is inversely
proportional to the MinOverlap. The MinOverlap has a signifi-
cant influence on the number of active columns that participate
in the input representation. With higher MinOverlap, fewer
columns will be able to pass the MinOverlap and a fixed level
of sparsity will be hard to achieve. This eventually leads to
degrade classification accuracy.
2) Noise effect on Classification Accuracy: This section
evaluates the robustness of the SP performance in encod-
ing the feedforward input with the presence of noise. Two
datasets are utilized for this purpose: EUNF and MNIST.
For both datasets, the images are resized as aforementioned
after injecting the noise. Then, all the images are binarized
so that it can be processed by HTM region. In this work,
Gaussian and Salt&Paper noises are used to distort the dataset
images. Table III shows the noise type, its intensity, and its
effectiveness on the classification accuracy. It can be noticed
that the noise level has a noticeable impact of the classification
accuracy which attributes to the results of false representation
that may be generated due to the injected noise. However, the
results show that the system can handle noise with a density
of 20%.
TABLE III. Impact of various types of noise on the SP+SVM classification
accuracy for EUNF and MNIST dataset.
Noise Type Noise Den. or Var. Acc. EUNF Acc. MNIST
Salt&Pepper 10% density 100% 86.25%
Salt&Pepper 20% density 90% 84.38%
Gaussian 10% variance 100% 86.45%
Gaussian 20% variance 90% 83.70%
B. Prediction
The HTM region has 3 cells per column. This gives the
network the capability to predict first and higher order se-
quences. In this work, only the first-order and second-order
sequences are verified. Fig. 8 (a, b, and c) shows the prediction
steps of number 2 in a synthetic sequence generated from a
subset captured from EUNF dataset. Each subplot displays the
number fetched to the network and a region of HTM that has
100 columns of 3 cells. In this context, subplots (a), (b), and
(c) show the number presented to the network on the left and
its representation at column and cell levels on the right. In this
test, only 10 columns are used to represent the feedforward
input in each time step. It is worth noting in Fig. 8-(a) that
all the cells of the winning columns are active. This indicates
that the network has never seen this particular input before
and for this reason there is a bursting state. The cells that
colored in black will learn this particular input so that it can
be predicted in the next time steps. After fetching the same
sequence several times, the network can start predicting the
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Region/Layer,
Cell,
1st,Order,Predic6ve,Cell,
2nd,Order,Predic6ve,Cell,
Ac6ve,Cell,,Learning,
Ac6ve,Cell,
(d)
Fig. 8. The prediction of number 2 using TM at different points in time. This number is presented to the network as a part of a 5-digit sequence. (a) Data
is presented to the network. (b) First-order prediction. (c) Second-order prediction. (d) Cell color code.
next number. Fig. 8-(b) and (c) show the prediction of number
2 at time interval t+1 and t+2.
1) Prediction Accuracy: Fig. 9 demonstrates the changes
in the prediction accuracy of the HTM network for a 5-
number long sequence. Notice that the prediction starts after
fetching the same sequence a couple of times since synapses’
permanence values at initial time step were 126 or 127.
Once the segment has synapses with permanences over 128,
it can be involved in the prediction step. This is to avoid
random predictions. Fig. 9 also illustrates that the second
order prediction starts after fetching the sequence four times,
because the cell should establish connections to predict the
first order sequences then second-order sequences.
Fig. 9. First and second order HTM-TM prediction accuracy without and
with the present of noise.
2) Prediction Accuracy in the Presence of Noise: The
presence of noise has a relatively small effect on the prediction
accuracy in HTM due to the robust representation of input
data as SDR. In this work, ≈ 25% of salt & pepper noise
is added to the same sequence used in the previous test.
Fig. 9 explains the variation in the prediction accuracy in
the presence of noise. It is obvious that the noise causes a
reduction in accuracy, but this is still relatively small since
it is only ≈ 12% and ≈ 20% for the first and second order
predictions, respectively.
C. Performance Analysis
The proposed architecture is synthesized on Xilinx ZYNQ-7
FPGA, at 100 MHz. The vectorized MATLAB version runs on
2.9GHz Intel i7, 8-core MacBook Pro. We found that training
SP on FPGA takes only 5.75 µs/sample, while the MATLAB
model takes 6.893 ms/sample. In case of TM, we found that
the training requires only 5.052 µs/sample. Since the proposed
HTM architecture runs the SP and TM phases in a pipelined
fashion, after the first iteration, the SP training time can be
considered as the time required to process an input by the
HTM network. The overall computation time of the SP is given
in (11) and (12), which estimates the SP training time and how
it is affected by the number of columns (nc). The equations
project the time needed to store the input packets in the MCU
(TStoreInput), the time to compute the overlaps and updates
the synapses’ permanences (TOverlapComp.), and the time to
move the data back and forth between the columns and the
MCU (TDataProp).
TSPCompTime =TStoreInput + TOverlapComp.
+ TDataProp
(11)
TTraining(µs) =
1
30
× nc+ TSPCompTime (12)
D. Device Resources Utilization
The FPGA resources utilized to implement the HTM region
is reported in Table V. The FPGA xc7z045ffg900-2, has 545
block RAMs, 218,600 and 70,400 logic and memory slices,
respectively. For each column with 3 cells, 630 logic slices are
used. This can be added to the resources used by the MCU to
get 63,449 logic slices as a total for the entire HTM network
with 100 columns. Also, it can be noticed from the RTL
diagram of each column and cell that there are memory banks
used to store synapses’ strengths, cells status, and other region
information. These memory banks are mapped to single-port
(S) and quad-port (M) memory slices of size: 128x1, 32x1,
16x1. As a result, for 100 columns of 3 cells, 9,108 memory
slices are needed. This means that the network can be scaled
up to 300 columns for the given FPGA.
E. Power Consumption
The proposed design is synthesized in Synopsys using
TSMC 65nm technology node while running the system at a
100 MHz clock. The power consumption of a single cell within
a column is ≈ 1.39mW . Due to lack of full-scale architecture
design and implementation of the spatial and temporal memory
of an HTM in the literature, this work is compared with
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TABLE IV. Comparison of proposed HTM architecture with other hardware implementations on different ASIC and FPGA platforms. It is important to note
that the implementations are on different substrates and this table offers a high-level reference template for HTM hardware rather than absolute comparison.
Data is obtained from [12]–[14], [25].
Algorithm Non-volatile HTM [12] Memrsitive HTM [13] LFSR HTM [25] Digital HTM [14] This work (PIM HTM)
Task Classification Classification - Prediction Classification & Prediction
Operating Frequency - - 100 MHz 100 MHz 100 MHz
Proximal Segment Size - 9 64 1 16
Distal Segment Size - - - - 10
Device ASIC ASIC FPGA ASIC ASIC
Power consumed per cell xb xb - 0.52 mWa 1.39 mW
Dataset MNIST AR, YALE, ORL, & UFI - MNIST MNIST & EUNF
No. of columns x cells 49-784x1 9x1 200x1 400x2 100x3
Speed-up - - 110x 329x-676x 1364x
Technology node TSMC 180 nm IBM 180 nm - Nangate opencell 45 nm TSMC 65 nm
Pooling Spatial Spatial Spatial Spatial-temporal Spatial-Temporal
a In the Digital HTM [14], the power of the register files is not included.
b In these references, only the power of the SP is reported. Therefore, it is not included in this table as it does not reflect the actual amount of power
consumed by total HTM region.
TABLE V. FPGA resources utilization (Xilinx xc7z045ffg900-2) of a single
HTM region of 100 columns (3 cells per column)
Unit LUT as Memory LUT as Logic
HTM Region (SP+TP) 9,108 - 12.94% 63,449 - 29.03%
Column (3 cells) 91 - 0.13% 630 - 0.29%
Cell Unit 82 - 0.12% 512 - 0.23%
MCU 8 - 0.01% 3609 - 1.65%
a closely relevant design, shown in Table IV. In [14], the
power consumed by a single cell is measured to be 0.52 mW.
However, this measurement does not account for the power
consumed by the cell register file (memory). In [12], [13] only
the power of the spatial pooler is reported, which is estimated
to be 5.17 mW and 31.56 µW, respectively. However, these
numbers do not reflect the actual amount of power consumed
by HTM region.
VII. CONCLUSIONS
The main contributions of this work are the development
of a scalable architecture for the complete HTM algorithm,
demonstrated on multiple machine-learning tasks. This work
introduces synthetic synapses to overcome the hardware con-
straints such as potential synapses. The proposed architecture
when realized on Xilinx ZYNQ-7 platform shows a training
speed up of ≈ 1364X over the software counterpart. Fur-
thermore, the simulation results demonstrate that the spatial
pooling with a large number of winning columns and small
overlap threshold can improve the classification accuracy. The
spatial pooler can handle ≈ 20% of noise without affecting
its performance significantly. On the other hand, the temporal
memory is verified for sequence prediction task. It is shown
that the proposed HTM hardware can perform first and second
order predictions efficiently even in the presence of noise.
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